ECE 5760

ECE 5760 deals with system-on-chip and embedded control in electronic design. The course is taught by Bruce Land, who is a staff member in Electrical and Computer Engineering and Neurobiology and Behavior.

Final Projects | Policy | Assignments | Staff and Schedule | Links

ECE 5760 thanks:

INTEL for their donation of laboratory computers.
ALTERA for their donation of FPGAs and development hardware.
TERASIC for timely technical support of their hardware.

Assignments Lab exercises | Reading

Old Homework

Lab Assignments

0. Introduction to the hardware and software (week of Aug 31)
1. SRAM state machine. One-dimensional cellular automaton (weeks of Sept 7, 14)
2. Audio spectral analysis and output (weeks of Sept 21, 28)
3. NiosII to VGA interface (weeks of Oct 5, 12)
4. Multiprocessor PDE realtime synthesis of a drum (week of Oct 19, 26)
5. Final Project (weeks Nov 2, 9, 16, 23, 30)

Old lab assignments, ideas for labs

Reading Assignments

Week of Aug 24:
- DE2 board, especially the Users Manual
- QuartusII tutorial for Verilog
- SOPC examples: Altera Design Contest winners (pdf)
- Review Synthesizable Verilog syntax from one of the links below, possibly Code Examples, or Synthesis Methodology
- Download and inspect the contents of the DE2 CDROM zip version 1.5 (Altera link)
- Text Chapters 1-5 introduces the DE2 and FPGA
- Text Chapters 7-8 reviews Verilog and state machines
Week of Sept 7
- NiosII. Read enough so that you will know exactly where to find the data you need. I suggest Nios II Processor Reference Handbook chapters 1-4, and 8.
- NiosII basic computer system
- NiosII tutorial
- Altera Nios Hardware/Software Examples
- Terasic NiosII HW/SW examples
- DE2 hardware examples
- SRAM data sheet
- VGA DAC data sheet
- Text Chapter 10 VGA
- Text Chapter 15-17
Week of Sept 14
- Nios II Software Developer's Handbook chapters 1-4, and 6.
- SOPC builder tutorial
- SDRAM tutorial
Week of Sept 21
- DSP on FPGA
Week of Sept 28
- Text Chapter 9 -- Small cpu, also read DE2 hardware, example 4
- NiosII assembler examples
- NiosII GCC examples
- NiosII IDE and NioII IDE help
- NiosII Software Development Handbook
Week of Oct 5

Schedule and Staff Schedule | Staff

Lecture: MWF 1115-1205 Phillips 219

Lab Sections (238 Phillips):

Day	Time	TA
Thursday	1330-1630	???
Friday	1330-1630	???

Office Hours (in lab) :

Day	Time	Staff
Thursday	1330-1600	Bruce
Friday	1330-1600	Bruce

Bruce Land, 607-254-4346, BRL4@cornell.edu, Office map

TAs:
??
??

Links Cornell | Altera | NiosII | NiosII RTOS | CPU/COREs | Verilog | Design

Cornell staff-maintained pages
- Final Projects and some ideas and other project locations
- DE2 hardware examples
- NiosII assembler examples
- NiosII GCC examples
- NiosII MicroC/OS examples
- FPGA as an Digital Differential Analyzer (Analog Computer)
- Neural Models on the FPGA
- DSP on FPGA
- Simple Floating Point hardware
Altera University Program
- Tutorials and labs
- IP Cores for Education
- Basic Computer (NiosII) System
- DE2 board
- Software QuartusII, NiosIDE, Altera Monitor

ALTERA Literature and DE2 resources
- QUARTUS II design software
- VERILOG in QUARTUS II, Simulation, Timing, SignalTap
- Memory Init File (mif) format
- Recommended HDL style
  - Synchronous one-read, one-write, 2-port memory 6-16
  - Synchronous two-read, one-write, 3-port memory 6-19
  - Synchronous ROM, 6-23
  - Tristate devices 6-36, Do not use for internal signals. 6-36
  - Latches 6-40
- System on a programmable chip (SOPC) builder
- Megafunctions
- DE2 prototype board
  - DE2 CDROM zip version 1.5 (Altera link)
  - DE2 datasheets
  - PIN assignment csv file
  - Top level Verilog shell
  - DE2 resources (Hamblen, GATech)
    - DE2 schematic
  - Terasic (makes the DE2)
    - Web server Appnote
    - DE2 FPGA pin assignment
  - DE2 tutorials and exercises
    - Verilog
    - library modules
    - simulation
    - SOPC builder
    - SDRAM
    - SignalTap logic analyser
    - DE2_WEB zip and appnote from Terasic
- NiosII
- CycloneII FPGA specs, details
- Other courses using Altera for SOPC
  - GeorgiaTech, Hamblen, instructional materials
  - UIUC ECE598 SOC
  - UMass Amherst ECE354
    - labs
    - links
NiosII Operating systems and Languages
- lcc, the retargetable C compiler
- Nios microCLinux and Wiki
- MicroC/OS RTOS
  - Book by Labrosse
  - on NiosII
  - Nios source code (NOT NiosII)
  - introduction (Tei-Wei Kuo, National Taiwan University)
  - introduction Zworld
  - API summary and another summary
  - Complete API
  - RTOS introduction (KTH)
- KROS Real-Time Suite for the Altera Nios
- RTEMS Wiki and home page
- FreeRTOS Wiki and home page
- HAL introduction (KTH)
- newlib C-library
CPU and IP cores
- opencores.org
- fpgacpu.org and links
- Floating point (HMC)
- One Instruction machines
  - P-URISC one instruction ISA and VHDL
  - Ultimate RISC
  - Six different machines
  - Wikipedia
- Stack machines and FORTH
  - Sandpiper Technology
  - Minimal stack CPU (Brad Rodriguez)
  - b16 processor (Bernd Paysan)
  - WISC CPU/16 (Koopman) Stack Computers
  - Stack Computers and FORTH (koopman publications)
  - FORTH hardware (Jason Woof)
  - FORTH interest group
  - Writing FORTH (Richard W.M. Jones)
  - Homebrew stack CPU in an FPGA
  - c18 colorFORTH and c18 multicore emulator
  - Intellasys
- Evaluation of Synthesizable cores
- Microarchitecture of FPGA based soft processors
- Soft Core Processors and Embedded Processing: a survey and analysis
- A Study of the Speedups and Competitiveness of FPGA Soft Processor
- RISC16 (Bruce Jacob, UMD)
- WISC-SP06 (CS/ECE552 Wisconsin)
- DLX/MIPS ( Trinity College Dublin, Jeremy Jones )
- DLXview (Purdue)
- System-on-chip (Jan Gray)
  - CircuitCellar #116
  - CircuitCellar #117
  - CircuitCellar #118
  - CircuitCellar background
  - Teaching with FPGAs
- Synthesizable MIPS core in verilog (MIT SCALE group)
- MIPS core (Lafayette, ECE313)
- Kraken 16-bit RISC (Stanford) and other past projects
- 16-bit RISC (ECE813 MSU)
- DFT IP generator (CMU, Peter A. Milder for the SPIRAL Project )
- Software radio (Altera)
- Software radio (Virginia Polytech, John C. Davies IV)
- AIZUP 8-bit core (FCCM 1996) 1998 datapath and VHDL: single cycle, fetch/execute, pipelined, plus assembler def
- Eclectic list of computer architectures David Cary
- FPGApple
- FPGA for Fun -- Digital Scope
- RetroMicro FPGA
- CD16 soft CPU
- EE475 (my 1998 version)
Verilog
- verilog.org
- verilog.net
- verilog.com and IEEE standard
- Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill! (Cliff Cummings)
- Synthesizable Verilog Examples
- Verilog manual (CSCI320, Bucknell)
- Verilog and logic lectures (MIT, Nathan Ickes and Rex Min)
  - Blocking/nonblocking assignments
- Verilog tutorial (asic-world)
- Intro to Verilog (msstate, Reese)
- Reference manual ( Rajeev Madhavan, Automata Publishing )
- Quick Reference (Sutherland HDL)
- Verilog synthesis methodology (Finbarr O’Regan (finbarr@ee.ucd.ie))
- Verilog HDL coding (Freescale)
- Testbench Primer (Lattice)
- Altera Design Examples
- Binary to BCD converter
General design information
- Proverbs and quotations
- It’s Time to Stop Calling Circuits “Hardware”
- John Kent's FPGA page
- fpgacpu.org and links
- fpga arcade
- fpga4fun
- Teaching with FPGAs (Edwards, Columbia) glossy version: student projects 2007, 2005, 2004 and 2007 class
- DSP/math
- Video/Graphics
  - Video Chips
  - Using the MC6847 Video Controller (MIT)
  - MC6847 data sheet
  - ELM data sheet
  - NTE879 RGB encoder
  - SAA1101 synch generator
  - TDA8501 PAL/NTSC encoder
  - MC13077 encoder
  - AD722 encoder
  - LM1881 sync separator (national) and EL1881 synch separator (intersil)
  - TV tutorials
  - TinyGL graphics package
- Analog, Analog to Digital, and D to A
  - Practical Analog Design (from Circuit Cellar)
  - Guide to instrumentation amplifier design (analog devices)
  - Single power supply opamp circuits (TI)
  - Micropower circuts (Linear Technology)
  - Single supply amplifier (EDN)
  - Discover Circuits
  - Analog-input circuit serves any microcontroller (EDN magazine12/20/2001)
  - National Semiconductor
  - Texas Instruments
  - Dallas Semiconductor/Maxim
    - EEducation
    - Tutorials
    - Application notes
    - OpAmp design guide (glossy)
  - Field-programmable Analog Arrays (FPAA)
    - Servenger PAM
    - Anadigm FPAA

Site Stats

Counter:
Counter=19,784 on 3 Dec 2007 (end fall semester)
Counter=13,984 on 24 Aug 2007 (start fall semester)
Counter=4340 on 7 Dec 2006 (end fall semester)
Counter=555 on 24 Aug 2006 (start fall semester)
Counter=0 on 31 July 2006

ECE 5760 Advanced Microcontroller Design and system-on-chip Fall 2009